For an n" input LUT how many SRAM cells are required
Share
For an n" input LUT how many SRAM cells are required
Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
In general, FPGA employs LUTs as a primary resource to realize a target logic function. A typical N-input LUT consists of 2N 1-bit SRAM cells and N – 1 2-to-1 MUXs. Figure 2a depicts 4-input LUT as an example with 16 1-bit SRAM cells and 15 2-to-1 MUXs.